17IntroducethePCBLayout

PPT
  • 阅读 84 次
  • 下载 0 次
  • 页数 36 页
  • 大小 650.174 KB
  • 2023-07-26 上传
  • 收藏
  • 违规举报
  • © 版权认领
下载文档22.00 元 加入VIP免费下载
此文档由【精品优选】提供上传,收益归文档提供者,本网站只提供存储服务。若此文档侵犯了您的版权,欢迎进行违规举报版权认领
17IntroducethePCBLayout
可在后台配置第一页与第二页中间广告代码
17IntroducethePCBLayout
可在后台配置第二页与第三页中间广告代码
17IntroducethePCBLayout
可在后台配置第三页与第四页中间广告代码
17IntroducethePCBLayout
17IntroducethePCBLayout
还剩10页未读,继续阅读
【这是免费文档,您可以免费阅读】
/ 36
  • 收藏
  • 违规举报
  • © 版权认领
下载文档22.00 元 加入VIP免费下载
文本内容

【文档说明】17IntroducethePCBLayout.pptx,共(36)页,650.174 KB,由精品优选上传

转载请保留链接:https://www.ichengzhen.cn/view-295988.html

以下为本文档部分文字说明:

PresentedbyNinaMiaoNDC2004-02Ver.2.0.1.4PadstackDetails2.2.4Packageoutline.BoardDesign3.1BoardOutlineBoardDesign(Cont.)BoardDesign(Cont.)B

oardDesign(Cont.)BoardDesign(Cont.)4.3milsPrepreg~48milsCore:FR44.5milsPrepreg=60Ω±10%。BoardDesign(C

ont.)LayoutProcess4.2Bringtheschematicdata4.3ImportlogicinformationLayoutProcess􀂄􀂄􀂄ConceptLogicImportThird-PartyLogicImport5.1Th

erearefourtypesofdesignrules:5.1.1SpacingRuleSet:Clearancesbetweenlines,pads,vias,andcopperareas(shapes)5

.1.2PhysicalRuleSet:Linewidthandlayerrestrictions5.1.3DesignConstraints:Packagechecks,soldermaskchecksandnegativeplaneislandchecks5.1.4Elect

ricalConstraintSets:Performancecharacteristics(crosstalkandpropagationdelay).􀂄􀂄6.1Theprerequisitesformanualplacementare:6.1.1Sy

mbols:Thepackagesymbolsandpadstacksrequiredforpartsinthenetlistmustexist.6.1.2Netlist:Youmustloadaschematicdatabaseintoan

Allegrodesignfile(.brd).6.1.3Floorplanning:Youcancreatea“blockdiagram”ofthelogicalfunctionsthatneedtobearrangedontheboardb

yusingRooms.6.ComponentPlacement(Cont.)􀂄Createroomsforfloorplanning.􀂄Assignreferencedesignatorsto"preplaced"devi

ces.􀂄PlaceI/Obounddevices.􀂄Placecriticallogicfunctions.􀂄Evaluateandreviseplacement.􀂄Placebulkdecouplingandbypasscaps.􀂄Usereport

stoaidplacementprocess.6.ComponentPlacement(Cont.)􀂄Placethemechanicalsymbol.􀂄Addformatsymbols.􀂄Addpackagesymb

ols.􀂄Setcolorandvisibility.􀂄Definethecrosssection(layerstackup).7.1InteractiveroutingmodesDefinenetpropertiesbeforeaddingetch.􀂄Commonnetpropertie

susedwithinteractiverouteare:MIN_LINE_WIDTHMIN_NECK_WIDTHNO_RATFIXED􀂄Addingsignalconnections􀂄Deletingsignalconnections􀂄Insertingv

ias.7.2AutomaticRoutingmodes􀂄􀂄􀂄9.1Bareboarda.Electricalcontinuitycheck(opensandshorts)b.PerformedafterfabricationAfterthephysi

calboardhasbeenmanufactured,itistestedforcontinuitybythefabricationfacility,knownasbareboardtest.Thistestchecksthec

onnectionsbetweenallcomponentpins,andensuresthatno“shorts”or“opens”exist.9.2In-circuita.Logicalperformancecheckb.Performedafterass

emblyQ&A

精品优选
精品优选
该用户很懒,什么也没有留下。
  • 文档 34925
  • 被下载 0
  • 被收藏 0
相关资源
广告代码123
若发现您的权益受到侵害,请立即联系客服,我们会尽快为您处理。侵权客服QQ:395972555 (支持时间:9:00-21:00) 公众号
Powered by 太赞文库
×
确认删除?